Discussion Apple Silicon SoC thread

Page 212 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Eug

Lifer
Mar 11, 2000
23,870
1,438
126
M1
5 nm
Unified memory architecture - LP-DDR4
16 billion transistors

8-core CPU

4 high-performance cores
192 KB instruction cache
128 KB data cache
Shared 12 MB L2 cache

4 high-efficiency cores
128 KB instruction cache
64 KB data cache
Shared 4 MB L2 cache
(Apple claims the 4 high-effiency cores alone perform like a dual-core Intel MacBook Air)

8-core iGPU (but there is a 7-core variant, likely with one inactive core)
128 execution units
Up to 24576 concurrent threads
2.6 Teraflops
82 Gigatexels/s
41 gigapixels/s

16-core neural engine
Secure Enclave
USB 4

Products:
$999 ($899 edu) 13" MacBook Air (fanless) - 18 hour video playback battery life
$699 Mac mini (with fan)
$1299 ($1199 edu) 13" MacBook Pro (with fan) - 20 hour video playback battery life

Memory options 8 GB and 16 GB. No 32 GB option (unless you go Intel).

It should be noted that the M1 chip in these three Macs is the same (aside from GPU core number). Basically, Apple is taking the same approach which these chips as they do the iPhones and iPads. Just one SKU (excluding the X variants), which is the same across all iDevices (aside from maybe slight clock speed differences occasionally).

EDIT:



M1 Pro 8-core CPU (6+2), 14-core GPU
M1 Pro 10-core CPU (8+2), 14-core GPU
M1 Pro 10-core CPU (8+2), 16-core GPU
M1 Max 10-core CPU (8+2), 24-core GPU
M1 Max 10-core CPU (8+2), 32-core GPU

M1 Pro and M1 Max discussion here:


M1 Ultra discussion here:


M2 discussion here:


Second Generation 5 nm
Unified memory architecture - LPDDR5, up to 24 GB and 100 GB/s
20 billion transistors

8-core CPU

4 high-performance cores
192 KB instruction cache
128 KB data cache
Shared 16 MB L2 cache

4 high-efficiency cores
128 KB instruction cache
64 KB data cache
Shared 4 MB L2 cache

10-core iGPU (but there is an 8-core variant)
3.6 Teraflops

16-core neural engine
Secure Enclave
USB 4

Hardware acceleration for 8K h.264, h.264, ProRes

M3 Family discussion here:


M4 Family discussion here:

 
Last edited:

smalM

Member
Sep 9, 2019
74
79
91
What is AMX?
A matrix math coprocessor which is incorporated in each CPU cluster, they can be used by every CPU core of that cluster. P-core clusters have big AMX units, E-core clusters smaller ones. Apple added AMX to the A13 but the units were relatively tiny. They made them bigger in A14 and even bigger in A15. The units seem not to have changed since then. Using QEMM a M2 can achive 1.7 TFLOPS (FP64). I marked them in a die shot of an A15.

Just as a casual observer, I will say this:
2. That article says TSMC is already in N3E volume production.
And C.C. Wei didn't agree with Digitimes as usual...
"N3E will leverage the strong foundation of N3 to further extend our N3 family with enhanced performance, power and yield and provide complete platform support for both HPC and smartphone applications. N3E has passed qualification and achieved performance and yield targets and will start volume production in fourth quarter of this year."
Earnings Call 2023-10-19
 

Attachments

  • A15 AMX.png
    280 KB · Views: 21
Last edited:

Glo.

Diamond Member
Apr 25, 2015
5,811
4,786
136
Last update with M2 Pro/Max products before M3 comes next year.
What is supposed to be updated, considering that iMac and all of CTO MacBook Pro 13, 14 and 16 inch configurations are on very long shipping times, suggesting that they are the ones updated?

iMac? Sure, it can get new M2 CPUs.

But what is available for MBPs? They already are on M2, and updates to CTO configurations are released quietly, without increasing the shipping times - Radeon updates over the years, for example.
 
Reactions: Mopetar

Doug S

Platinum Member
Feb 8, 2020
2,833
4,819
136
What is supposed to be updated, considering that iMac and all of CTO MacBook Pro 13, 14 and 16 inch configurations are on very long shipping times, suggesting that they are the ones updated?

iMac? Sure, it can get new M2 CPUs.

But what is available for MBPs? They already are on M2, and updates to CTO configurations are released quietly, without increasing the shipping times - Radeon updates over the years, for example.

Don't ask me, I didn't make the prediction about new ones coming.

All I know is that since we haven't seen M3 yet there's not a chance in hell of seeing M3 Pro/Max so if those MBPs are getting updated it is something else - maybe upgraded RAM configs, maybe yields are high enough on M2 Pro/Max to bump the clock rates a bit, maybe they are upgrading the display?
 
Reactions: Mopetar

Glo.

Diamond Member
Apr 25, 2015
5,811
4,786
136
Don't ask me, I didn't make the prediction about new ones coming.

All I know is that since we haven't seen M3 yet there's not a chance in hell of seeing M3 Pro/Max so if those MBPs are getting updated it is something else - maybe upgraded RAM configs, maybe yields are high enough on M2 Pro/Max to bump the clock rates a bit, maybe they are upgrading the display?
Upgraded RAM configs could be possible, but as I have said, Apple is doing silent updates of those, usually, like with Radeon CTO options have been added.

Secondly, updating just the RAM and SSD configs is a big F You to everybody who bought MacBook Pro's this year.

And Apple has NEVER done this. Remember, marketing and brand perception is too big of a factor for Apple to do something like this.
 

jpiniero

Lifer
Oct 1, 2010
15,291
5,805
136
30th October, 5PM pacific time.

Scary Fast, Online event.

I think we can see where this is going, and it is not going to be only RAM and SSD upgrades for MacBook Pro's.

That's why I brought up iPad 4. New design but no M3. Then refreshed with M3 when it's ready.

A Monday and 5 PM Pacific is also very strange. I know Halloween is Tuesday but it's not like it's a holiday or something.
 

GC2:CS

Member
Jul 6, 2018
32
19
81
A matrix math coprocessor which is incorporated in each CPU cluster, they can be used by every CPU core of that cluster. P-core clusters have big AMX units, E-core clusters smaller ones. Apple added AMX to the A13 but the units were relatively tiny. They made them bigger in A14 and even bigger in A15. The units seem not to have changed since then. Using QEMM a M2 can achive 1.7 TFLOPS (FP64). I marked them in a die shot of an A15.


And C.C. Wei didn't agree with Digitimes as usual...
"N3E will leverage the strong foundation of N3 to further extend our N3 family with enhanced performance, power and yield and provide complete platform support for both HPC and smartphone applications. N3E has passed qualification and achieved performance and yield targets and will start volume production in fourth quarter of this year."
Earnings Call 2023-10-19
Why do you need one AMX instead of just relying on a dedicated NPU ? Why would you like to have matrix operations running on a scalar CPU ?
 

Tigerick

Senior member
Apr 1, 2022
700
615
106
Yep, it is definitely M3 focused event; "Scary fast" indicate speed improvement of upcoming M3 series. I think at this stage, there is no doubt the upcoming M3 and M3 Pro/Max/Ultra are all based on N3B process.

We should be expecting new iMac, MBP13, 14 and 16; no MBA 13 & 15 update though. Let's see whether Apple will update the base configuration of M3 to 12/512 and M3 Pro to 24/1TB....
 

Mopetar

Diamond Member
Jan 31, 2011
8,141
6,838
136
30th October, 5PM pacific time.

Scary Fast, Online event.

Given the date and theming, I hope Tim Cook comes out on stage dressed like a vampire.

I suspect that anything "scary fast" is due to custom silicon or accelerators that weren't in previous silicon as opposed to major improvements in core performance. I'd be glad to be wrong on that, but if they wanted that kind of miracle, the event would have to be in December.
 

Ajay

Lifer
Jan 8, 2001
16,094
8,110
136
What are the current expectations for M3 - N3(B?) with the same e/p cores as A17?
If it's N3B, then it would make sense to use the A17 cores (reuse same functional units). If, but some strange miracle, Apple is getting enough early wafers of N3E to do a limited launch - then I would still think they would be essentially the same A17 cores (probably bug fixes, maybe tweaks for high clocks), but everything would have had to be resynthesized using the N3E PDK.
 
Reactions: Orfosaurio
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |