- Mar 3, 2017
- 1,626
- 5,908
- 136
That's total power consumption you are trying to show in the table.
If your firmware power management is whack at higher power, chances are that it might be the same at lower power.
Which is my interpretation of the MSI claw results.
You'll need to check with an optometrist - your eyes are failing - when you cannot see that it is clearly stated in the reviews what power levels the models run at.
I literally just posted proof that it's not using twice the power in actual games, much less synthetic benchmarks like what you're suggesting.The MSI handheld having performance issues and the MSI laptop needing twice the power to achieve the same benchmark results as other OEMs doesn't make you pause to think that MSI might be the culprit?
strix clearsWhat do you guys think?
Performance: Strix Point (15 - 45W)View attachment 96268
What do you guys think?
I recall you admitted that X Elite will have an advantage in efficiency when it comes to fabric power/idle power. So Strix doesn't win in that aspect, no?strix clears
Many ways to skin a cat.I recall you admitted that X Elite will have an advantage in efficiency when it comes to fabric power/idle power
Wins in some, loses in some others.So Strix doesn't win in that aspect, no?
This is a cryptic as it can get, but let me guess: Both Intel and AMD will offer a huge leap in perf/W and battery life with Strix and LNL, with next-gen x86 laptops being able to comfortably get 8 working hours of battery life and making Snap X Elite efficiency advantage a wash?oh yeah about battery life heh. huh. haha. yea.
Dunno if a wash but yeah, shouldn't be a big delta worst case. LNL was expected, really, Strix is a suprise tho.and making Snap X Elite efficiency advantage a wash?
Did you really say that when Turin-D stuffs 192 of those things on almost the same memsetup as Genoa?If the rumors are true about Zen 5 - it'll require STUPID amounts of memory bandwidth.
They're neat but not mandatory.So system level cache will become a must have, and potentially
Literally never happening.we will need 256 bit buses on mainstream platforms, even.
Isn't it using 25% faster memory?Did you really say that when Turin-D stuffs 192 of those things on almost the same memsetup as Genoa?
25% faster memory for 100% more cores that are a bit faster each.Isn't it using 25% faster memory?
I mean Windows will always be married to x86, the slim chance was there but in those year Qualcomm half-***ed with puny chips that couldn’t even run Java minecraft.Basically the biggest WoA shill point gone poof.
They probably won't due to their pricing. But this paves the way for other ARM chips to eat into the marketshare of Chromebooks/netbooks and cheap laptops based on the Intel Atom family and Core i3. Mediatek and Rockchip have a good window of opportunity.I don’t see how Qualcomm takes off.
QC problem is that they don't understand PCs.Qualcomm should have done this seriously 8 years ago. Now it’s too late. Just cause it worked for Apple doesn’t it’s gonna work for WoA
Apple will be ahead as long as everyone else has no real LITTLE.So if AMD and Intel managed M1 levels of standby and efficiency I don’t see how Qualcomm takes off.
Sonoma Valley says hello!Mediatek and Rockchip have a good window of opportunity.
What do you mean? WoA can run almost all x86 software in emulation mode, no?now they have a performance part that runs no software.
That's very slow and it can't do anything about AVX+ extensions.WoA can run almost all x86 software in emulation mode, no?
A5xx power at 3 times the perf will never be not funny.Look at how scary efficient Apple's E-core is.
So any software with AVX+ instructions refuses to run?That's very slow and it can't do anything about AVX+ extensions.
Sonoma Valley says hello!
Write your obituaries.
Most have SSE fallbacks but again, performance.So any software with AVX+ instructions refuses to run?
dunno the iGP but yes on CPU.Sonoma is the 4C/8T Z5C + 4 CU RDNA 3.5 Mendoccino successor, right?
282 FLOOOOOOOOOOOOD was a one-off, Intel can't do it with future parts since costs bite.Mendoccino currently competes with RPL 282 (Though that's a backhand compliment towards Intel as they basically slashed margins on 282 and flooded the channel).
SF4X. The HPC finfet SS node.I'm guessing the rumored SF4+/4LPP+ manufacturing process for Sonoma will alleviate margins for AMD and allow them to offer it at a lower price due to Samsung wafers being cheaper.