zir_blazer

Latest activity Postings Featured content About Trophies

• • Z

    zir_blazer replied to the thread Intel processors crashing Unreal engine games (and others).

    New 0x12F microcode for Raptor Lake...

    May 7, 2025
  • Z

    zir_blazer replied to the thread Question Has anyone repurposed a motherboard's USB 3.2 type-C connector or the Thunderbolt connector (e.g. for USB 3.0-A)?.

    Can't directly help you, but I find this reelevant enough to put here: https://messaroundery.net/2020/02/29/usb-c-done-cheap

    May 7, 2025
  • Z

    zir_blazer replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    If by P4 we're talking about Prescott, then yes, it was present on die from day one and everyone knew that before launch. The first...

    Apr 27, 2025
  • Z

    zir_blazer replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    I remember that article. It was not the only one, you're missing this and this. BTW, the author Hans de Vries is right here, if you want...

    Apr 27, 2025
  • Z

    zir_blazer replied to the thread Question Does all DDR5 (4800 or faster) have a JEDEC 4800 profile?.

    It seems that you ignored the part where I said that for 2 SPC boards like your new MSI B760M Mortar WiFi II the maximum is NOT 4800...

    Apr 23, 2025
  • Z

    zir_blazer replied to the thread Question Does all DDR5 (4800 or faster) have a JEDEC 4800 profile?.

    Two things: Modules have a SINGLE standard JEDEC SPD profile and a possible supported CAS Latency table. All the other valid slower...

    Apr 22, 2025
  • Z

    zir_blazer replied to the thread Discussion UEFI? There's something above that! (CnC interview of Oxide CTO).

    On both Intel and AMD you have the ME and PSP that do some work before the actual Processor even begins to load and execute the earliest...

    Apr 9, 2025
  • Z

    zir_blazer replied to the thread Discussion the Death of the Desktop CPU.

    I specifically mentioned a Cache heavy part to compensate for the higher memory latency. How much Cache L3 it has? 8 MiB for 8 cores...

    Apr 6, 2025
  • Z

    zir_blazer replied to the thread Discussion the Death of the Desktop CPU.

    Where I have hear that before... Since Cache purpose is to hide memory latency, it would be interesing if in Cache heavy SoCs like AMD...

    Apr 6, 2025
  • Z

    zir_blazer replied to the thread Question Help finding drivers for these PCI devices.

    AE23 = SPI Flash Controller Source: Doc 832586 / Intel Core Ultra 200S and 200HX Series Processors Datasheet, Volume 1 of 2 7F24 = SPI...

    Apr 5, 2025
  • Z

    zir_blazer replied to the thread Discussion the Death of the Desktop CPU.

    I was going to say that this mobile-on-desktop trend reminds me of that time when we had dekstop boards for Pentium M 21-22 years ago...

    Apr 3, 2025
  • Z

    zir_blazer replied to the thread Question SemiAccurate acquires AnandTech?.

    What happened with their forum? It ceased to exist.

    Apr 1, 2025
  • Z

    zir_blazer replied to the thread Question Ryzen 5 7500f.

    "everyday computer with minimal gaming" and no integrated GPU? How much was the price difference between that CPU and one with IGP to...

    Feb 20, 2025
  • Z

    zir_blazer replied to the thread Question Replaced Adaptec 8405 card with another 8405 but new card causes PC freeze. Anything I can try before I give up and return it?.

    Are they the exact same model? Do you have another system to test the card, or test the card with no drive connecteds, whatever? If you...

    Feb 19, 2025
  • Z

    zir_blazer replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    You are literally describing CXL when used with RAM.

    Feb 15, 2025

  Show older items
• Loading…
• Loading…
• Loading…
• Loading…