MS_AT

Latest activity Postings Featured content About Trophies

• • M

    MS_AT replied to the thread Question AMD Ryzen Threadripper 9000 “Shimada Peak” spotted with 32 and 64 Zen5 cores.

    Indeed, my bad.

    Yesterday at 8:10 AM
  • M

    MS_AT replied to the thread Question AMD Ryzen Threadripper 9000 “Shimada Peak” spotted with 32 and 64 Zen5 cores.

    Wrong...

    Tuesday at 6:58 PM
  • M

    MS_AT reacted to adamge's post in the thread Question AMD Ryzen Threadripper 9000 “Shimada Peak” spotted with 32 and 64 Zen5 cores with Like.

    That is news to me, thanks.

    Monday at 3:05 PM
  • M

    MS_AT replied to the thread Question AMD Ryzen Threadripper 9000 “Shimada Peak” spotted with 32 and 64 Zen5 cores.

    You can buy AM5 with 256GB, at least this month G.Skill started to advertise their 256GB AM5 kit.

    Monday at 12:28 PM
  • M

    MS_AT replied to the thread AI coding assistance discussion.

    You don't tell us the quantization you are using, for example for programming AMD suggested Q6 in their materials. Also for programming...

    Monday at 12:10 PM
  • M

    MS_AT reacted to 511's post in the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads with Like.

    I meant that ofc 😅 but it should be backwards compatible with AVX-512

    Sunday at 7:52 AM
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    To be more precise, it mandates 512b support, but as is today with AVX512(VL) you still get access to 128b and 256b lenghts. But with...

    Sunday at 5:11 AM
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    Nope, they are not spilled over to the stack because compiler is storing results on the stack because array is kept there;) So in other...

    Apr 24, 2025
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    This I think here is where we disagree. I mean while physical entry size in register file is up to implementation, SSE architectural...

    Apr 24, 2025
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    That is not exactly true, is it? I mean register file still has entries and limited number of these, of course much more than...

    Apr 24, 2025
  • M

    MS_AT replied to the thread Question Zen 4 builders thread.

    Check your mobo QVL for the CPU you want to buy. Then whatever they have achieved should be the baseline of what is possible. Assuming...

    Apr 23, 2025
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    You misunderstood my point. With Skylake-X unless you had heavy AVX512 compute kernels, it was not worth it to run AVX512 code at 512b...

    Apr 22, 2025
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    It does if you run well optimized kernel that is not memory bound;) The problem with Intel was license based throttling. Recent Intel...

    Apr 22, 2025
  • M

    MS_AT reacted to 511's post in the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads with Like.

    i would disagree investing in Hardware and software is the key part NVIDIA have CUDA moat if they thought like that they wouldn't have...

    Apr 22, 2025
  • M

    MS_AT replied to the thread Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads.

    Hopefully, after they have seen what he has done. Though I am a bit surprised that David Huang is providing support for ROCM kernels, I...

    Apr 22, 2025

  Show older items
• Loading…
• Loading…
• Loading…
• Loading…