No, I write Verilog for synthesis of the digital portions of mixed-signal systems. A delta-sigma ADC, for example, uses a digital decimation filter for the bitstream, so in designing the ADC I might also have to build the decimator if I can't steal a CIC or get someone else to write it for me...