Ok, get some picture now, but need to clarify first.
In the first clock cycle:
In your 6 stages pipeline, the FETCH will enter the first pipeline stage.
Then the 2,3,4,5,6 pipeline stages will be reserve for other instruction.
In the second clock cycle:
The Decode will come in and occupy one...