Discussion Intel Meteor, Arrow, Lunar & Panther Lakes Discussion Threads

Page 774 - Seeking answers? Join the AnandTech community: where nearly half-a-million members share solutions and discuss the latest tech.

Tigerick

Senior member
Apr 1, 2022
720
677
106






As Hot Chips 34 starting this week, Intel will unveil technical information of upcoming Meteor Lake (MTL) and Arrow Lake (ARL), new generation platform after Raptor Lake. Both MTL and ARL represent new direction which Intel will move to multiple chiplets and combine as one SoC platform.

MTL also represents new compute tile that based on Intel 4 process which is based on EUV lithography, a first from Intel. Intel expects to ship MTL mobile SoC in 2023.

ARL will come after MTL so Intel should be shipping it in 2024, that is what Intel roadmap is telling us. ARL compute tile will be manufactured by Intel 20A process, a first from Intel to use GAA transistors called RibbonFET.



Comparison of upcoming Intel's U-series CPU: Core Ultra 100U, Lunar Lake and Panther Lake

ModelCode-NameDateTDPNodeTilesMain TileCPULP E-CoreLLCGPUXe-cores
Core Ultra 100UMeteor LakeQ4 202315 - 57 WIntel 4 + N5 + N64tCPU2P + 8E212 MBIntel Graphics4
?Lunar LakeQ4 202417 - 30 WN3B + N62CPU + GPU & IMC4P + 4E012 MBArc8
?Panther LakeQ1 2026 ??Intel 18A + N3E3CPU + MC4P + 8E4?Arc12



Comparison of die size of Each Tile of Meteor Lake, Arrow Lake, Lunar Lake and Panther Lake

Meteor LakeArrow Lake (N3B)Lunar LakePanther Lake
PlatformMobile H/U OnlyDesktop & Mobile H&HXMobile U OnlyMobile H
Process NodeIntel 4TSMC N3BTSMC N3BIntel 18A
DateQ4 2023Desktop-Q4-2024
H&HX-Q1-2025
Q4 2024Q1 2026 ?
Full Die6P + 8P8P + 16E4P + 4E4P + 8E
LLC24 MB36 MB ?12 MB?
tCPU66.48
tGPU44.45
SoC96.77
IOE44.45
Total252.15



Intel Core Ultra 100 - Meteor Lake



As mentioned by Tomshardware, TSMC will manufacture the I/O, SoC, and GPU tiles. That means Intel will manufacture only the CPU and Foveros tiles. (Notably, Intel calls the I/O tile an 'I/O Expander,' hence the IOE moniker.)



 

Attachments

  • PantherLake.png
    283.5 KB · Views: 24,022
  • LNL.png
    881.8 KB · Views: 25,511
Last edited:

Fjodor2001

Diamond Member
Feb 6, 2010
4,007
441
126
Interesting data but I don't agree with the conclusion. Less memory bandwidth than a low clocked milan chip. If they give up the sorts of performance figures suggested, that's a couple of generations backwards from being memory starved.
That's a bit vague. Which specific data/info/conclusion in the post I linked to is it that you think is incorrect and why?
 

Abwx

Lifer
Apr 2, 2011
11,783
4,691
136
Enables lots and lots of software to run NOW without changes, then add your own extentions to speed some stuff up if it's done better.


They moved because ops over 128 bits will beat 64 bits big time, plus it was terrible cheap choice to reuse registers for MMX, writing it was highly undesirable. Yes good thing Intel was dominant AND forward looking at the time, otherwise we'd still use MMX.
There were no 128b ops in SSE, you are confusing ops with registers width, ops were 32b precision, 64b precision came with SSE2 wich used 2 x 64b registers to store 2 operands.
 
Reactions: Thibsie

OneEng2

Senior member
Sep 19, 2022
512
742
106
I guess that I just don't think a few tens of dollars matters to someone buying a 52 core chip.
I just don't think there will be much volume sold at 52cores as it will likely be cost prohibitive for most.... and of limited utility to most people.

It seems like more of a Thread Ripper HPC product competitor. If that is the case, my question is how do you feed the beast?
 
Reactions: Schmide

dullard

Elite Member
May 21, 2001
25,763
4,289
126
How much memory are you buying here? This early in adoption prices will be closer to 5x to 10x ddr5 pricing. Just like when DDR launched
I'm back to my question, do you know DDR6 prices? Because your 5x to 10x pricing doesn't match history.

"When DDR4 launched it was approximately 30–40% more expensive than DDR3."

"DDR5 Will Probably Cost 50% to 60% More Than DDR4"

And those price premiums didn't last long. "Overall, one DDR4-2133 chip became 18.4% cheaper in about two months and lost nearly 50% of its price in about eight months"
 

OneEng2

Senior member
Sep 19, 2022
512
742
106
I'm back to my question, do you know DDR6 prices? Because your 5x to 10x pricing doesn't match history.

"When DDR4 launched it was approximately 30–40% more expensive than DDR3."

"DDR5 Will Probably Cost 50% to 60% More Than DDR4"

And those price premiums didn't last long. "Overall, one DDR4-2133 chip became 18.4% cheaper in about two months and lost nearly 50% of its price in about eight months"
And you imagine that Intel can afford 40-50% more cost for DDR6?

Perhaps in HPC, but certainly not in desktop.
 

dullard

Elite Member
May 21, 2001
25,763
4,289
126
And you imagine that Intel can afford 40-50% more cost for DDR6?

Perhaps in HPC, but certainly not in desktop.
Intel isn't the one buying the memory. 32 GB of the fastest DDR5 officially supported by Alder Lake Desktop is $80. 50% more would be just an extra ~$40. Being concerned about $40 on what might be a $1k CPU is laughable. Of course that is just an assumption unless someone here can point to actual DDR6 pricing. Here is the first example that popped up on a search. https://www.newegg.com/patriot-memory-32gb-ddr5-6400/p/0RN-002U-004U1

If you need giant amounts of memory, the cost difference would likely be higher. But, again, I disagree that 52 cores with giant amounts of memory is main desktop territory. It will be HPC territory.
 

inquiss

Senior member
Oct 13, 2010
400
567
136
I'm back to my question, do you know DDR6 prices? Because your 5x to 10x pricing doesn't match history.

"When DDR4 launched it was approximately 30–40% more expensive than DDR3."

"DDR5 Will Probably Cost 50% to 60% More Than DDR4"

And those price premiums didn't last long. "Overall, one DDR4-2133 chip became 18.4% cheaper in about two months and lost nearly 50% of its price in about eight months"
Cool, an article from Jan 2022, DDR5 launched in October 2020. Price premium wasn't 30 to 40% at launch. Oh no.
 

LightningZ71

Platinum Member
Mar 10, 2017
2,134
2,587
136
Isn't 48+4 cores kind of pushing it on RAM capacity? If they stay dual channel and DDR5, that's a hard limit of 4 x 64GB or 256 GB ram, roughly 5-6GB per core/process. It was kind of tight with 32 threads on the dual CCD Ryzen processors for anything non-trivial in nature. It's one of the reasons that TR platform supported 4+ channels of RAM: capacity.
 

Fjodor2001

Diamond Member
Feb 6, 2010
4,007
441
126
Isn't 48+4 cores kind of pushing it on RAM capacity? If they stay dual channel and DDR5, that's a hard limit of 4 x 64GB or 256 GB ram, roughly 5-6GB per core/process. It was kind of tight with 32 threads on the dual CCD Ryzen processors for anything non-trivial in nature. It's one of the reasons that TR platform supported 4+ channels of RAM: capacity.
For what use cases would GB RAM / CPU core matter? I have a hard time seeing that max 256 GB RAM for 52 cores would be an issue in most cases.

Just as an example. Transcoding a 100 GB movie. You likely only have max 1 GB in RAM at a time anyway for the data being processed, probably much less since only a few frames are needed in RAM at the same time anyway.
 

OneEng2

Senior member
Sep 19, 2022
512
742
106
Being concerned about $40 on what might be a $1k CPU is laughable.
When you multiply that 40$ by 100 million units, suddenly it isn't a laughing matter at all.
If you need giant amounts of memory, the cost difference would likely be higher. But, again, I disagree that 52 cores with giant amounts of memory is main desktop territory. It will be HPC territory.
I agree. These very high core count discussions seem to ignore cost and utility to the masses. I expect on the desktop for next gen, AMD will top out at 24c/48T and Intel will top out around 32c/32T. Both will be on DDR5 and will likely be bandwidth limited in apps that can actually load all cores (and threads).

In laptop, I am guessing half that but having a powerful graphics unit that will eat up the bandwidth for some implementations.
 
Reactions: inquiss

Fjodor2001

Diamond Member
Feb 6, 2010
4,007
441
126
Intel will top out around 32c/32T
What P/E/LPE core count mix has been leaked so far at 32C/32T for Nova Lake?

Also, note that there has been a 52 core variant mentioned in news media lately.

Both will be on DDR5 and will likely be bandwidth limited in apps that can actually load all cores (and threads).
What DDR5 bandwidth are you assuming, and why would the cores necessarily be bandwidth limited? I think that varies a lot per use case. In many use cases you don’t need that much bandwidth, as the cores are doing heavy CPU crunching on a limited data set.
 

inquiss

Senior member
Oct 13, 2010
400
567
136
If you disagree with Kingston and PCGamer then take it up with them. Show me 5x to 10x for comparable memory.
Why would I take it up with them. I am suggesting to you that looking at memory prices in 2022 for a product that launched in 2020 isn't really a flex.

When DDR5 launched, 32 GB of 4800 was approx $1000. What's the cost of that today? $80? Did they drop the following year to around $400, yep. Is that still more than a few tens of dollars? Also yep. Especially since I imagine if you have 52c you're gonna go for the higher capacity, be mad not to, which is gonna cost you too
 

dullard

Elite Member
May 21, 2001
25,763
4,289
126
Why would I take it up with them. I am suggesting to you that looking at memory prices in 2022 for a product that launched in 2020 isn't really a flex.

When DDR5 launched, 32 GB of 4800 was approx $1000. What's the cost of that today? $80? Did they drop the following year to around $400, yep. Is that still more than a few tens of dollars? Also yep. Especially since I imagine if you have 52c you're gonna go for the higher capacity, be mad not to, which is gonna cost you too
The 2022 article was discussing prices from 2020. If you had read it you would know. I'll quote it again "When DDR4 launched it was approximately 30–40% more expensive than DDR3"

You think 32 GB of DDR5-4800 was $1000 at launch? Or even $400? Hah. Here was the very first 32 GB DDR5-4800 kits at $310.99 (5 months before any CPU could use them).

And here is a week or so before Alder Lake's launch with brand-name prices as low as $211.99 for 32 GB of DDR5-4800. At least in my world, $211.99 is not "approx $1000".


Clearly you are just making up random "facts" and pretending that people can't check the real values.
 
Last edited:

inquiss

Senior member
Oct 13, 2010
400
567
136
The 2022 article was discussing prices from 2020. If you had read it you would know. I'll quote it again "When DDR4 launched it was approximately 30–40% more expensive than DDR3"

You think 32 GB of DDR5-4800 was $1000 at launch? Or even $400? Hah. Here was the very first 32 GB DDR5-4800 kits at $310.99 (5 months before any CPU could use them).

And here is a week or so before Alder Lake's launch with brand-name prices as low as $211.99 for 32 GB of DDR5-4800. At least in my world, $211.99 is not "approx $1000".
View attachment 122640

Clearly you are just making up random "facts" and pretending that people can't check the real values.

Hard to find prices at camelcamel myself as the memory available then is different to the available memory listed today. But this gives a flavour.
 

deasd

Senior member
Dec 31, 2013
594
1,012
136
I tried to find the original source of 16P+32E rumor and unearth some interesting ancient pieces, yeah it was related to MLID:






I don't wanna talk about this guy but look at what he said in Oct 2023. Summary below:

ARL: 8P+16E+2LPE cores
LNL: 4P+4E+2LPE cores
ARL Refresh: 8P+32E+2LPE cores
PTL: 4P+8E+4LPE cores
NVL: 16P+32E+4LPE cores ===== source!!

After the Arrowlake announcement and core layout photo being published, it feels like that 8P+32E is technically impossible, unless Intel change the layout for a Refresh product but the information around nowaday don't hint anything about it. It might indicate either Intel changed its plan way earlier or anything more than 16E never exist before.

Now NVL 16P+32E is brought into sight and people suggests that it's (8P+16E)*2 CCDs, which sounds like a rumor mess to me.

Also those products which were fabbed in TSMC are wayyy different from the rumor, looks like the concern of cost drives final decision.
 
Reactions: lightmanek

Abwx

Lifer
Apr 2, 2011
11,783
4,691
136
Naturally I meant ops that work on 128 bit registers.
That s not 128b registers as such but 4 registers of 32b each, SSE required that much registers because it wasnt as flexible as 3Dnow, i already posted this :

One advantage of 3DNow! is that it is possible to add or multiply the two numbers that are stored in the same register. With SSE, each number can only be combined with a number in the same position in another register. This capability, known as horizontal in Intel terminology, was the major addition to the SSE3 instruction set.

To wich we can add this :

because it is aliased to the x87 FPU, the 3DNow! and MMX register states can be saved and restored by the traditional x87 F(N)SAVE and F(N)RSTOR instructions. This arrangement allowed operating systems to support 3DNow! with no explicit modifications, whereas SSE registers required explicit operating system support to properly save and restore the new XMM registers(via the added FXSAVE and FXRSTOR instructions.)

End of debate.
 

Win2012R2

Senior member
Dec 5, 2024
895
853
96
That s not 128b registers as such but 4 registers of 32b each, SSE required that much registers because it wasnt as flexible as 3Dnow, i already posted this :
It's still 128 bits operated on at the same time vs 64 bits, that was my point, and it's a register just like AVX-512 got 512 bits registers, even though they are also split in similar way as SSE.
 

Abwx

Lifer
Apr 2, 2011
11,783
4,691
136
It's still 128 bits operated on at the same time vs 64 bits, that was my point, and it's a register just like AVX-512 got 512 bits registers, even though they are also split in similar way as SSE.

That s FI two 32b operands stored in two 32b registers, the result of the op (for instance 32b FMUL or FADD) is stored in a third 32b register, the fourth 32b register is used to store the result if it s needed for a following operation as the third register would be written off at the next step, that s why there s 4x 32b registers wich you confuse as being 128b.

Actual 128b registers exist only since AVX128.
 
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |