Recent content by CatMerc

  1. Question Rome Launch 7 August , what about TR?

    TR is quite soon. Don't worry.
  2. Your Geekbench 4 results

    8600K at 4.8GHz with 3400 memory. https://browser.geekbench.com/v4/cpu/13539804
  3. Speculation: Ryzen 3000 series

    Cinebench isn't best case. I can tell because they literally say they got 15% in specint2006 rate, so cinebench cannot be a best case. Cinebench is a fairly reliable, well scaling with cores, and quick to do benchmark. Perfect for showing off multicore devices on a stage.
  4. Design changes in Zen 2 (CPU/core/chiplet only)

    They model things depending on simulations of workloads. If their suite of workloads that they predict will be commonplace performs better with the 5% faster single thread than two extra cores, then they'll make that choice. The 28 core number on Skylake-X was very carefully chosen.
  5. Design changes in Zen 2 (CPU/core/chiplet only)

    I never said the rest of the system isn't pushed too. There's a balance to strike that AMD and Intel work very hard on figuring out, modeling workloads years in advance, and bet billions on it being the right one. There isn't a correct one answer, but there is a close enough answer for the...
  6. Design changes in Zen 2 (CPU/core/chiplet only)

    You need single threaded performance to keep increasing together with multi core, there's always going to be inherently serial work that needs to be done, I don't even know why this is debated. No sane microprocessor engineer will tell you that you don't need to keep pushing single threaded...
  7. Design changes in Zen 2 (CPU/core/chiplet only)

    Amdahls law is far too misused in these discussions. Yes more cores all else being equal does pleatu. But that's never the case. You always increase resources in conjunction with those cores.
  8. Design changes in Zen 2 (CPU/core/chiplet only)

    It's important to note that using SMT to fill the core in absence of a powerful enough OoO engine to fill the execution pipeline with a single thread is not necessarily a bad thing. It's a conscious trade off, and a very fine balancing point for Intel for years now, as well as AMD with Zen...
  9. How is AMD releasing 7nm CPUs next year and Intel's still stuck on 14nm?

    It's not really a story of AMD vs Intel in the nanometer war, though obviously it's the most direct comparison we see. Who really outdid Intel was TSMC, through a combination of reasonable and flexible goals on the side of TSMC, and outlandish ones from Intel, on top of not having any back up...
  10. 64 core EPYC Rome (Zen2)Architecture Overview?

    There is nothing tying Polaris or Vega to any specific memory controller. AMD designs GPU's in modular blocks, and the memory controller is just another block that can be mixed and matched. For example Fiji was basically just Tonga scaled up with HBM. Same architecture. As for Vega 11, it...
  11. 64 core EPYC Rome (Zen2)Architecture Overview?

    They know within a certain range with high certainty what they'll hit. The final frequencies are only nailed down quite late in development. As for the rest, they're simply keeping more for later. This isn't a launch, you aren't going to get all the information in one go.
  12. AMD “Next Horizon Event" Thread

    Didn't say it will, I said why such a decision would be taken if it was, using Intel as an example.
  13. AMD “Next Horizon Event" Thread

    Depends on Threadripper volumes. If for example they sell a lot of TRs, the cost savings by having more dies per wafer could tip over the balance Vs taking defective dies. That's why Intel tends to make a lot of small consumer dies (8c/6c/4c/2c are all different), because at their volumes it...
  14. AMD “Next Horizon Event" Thread

    Had an amusing thought. If the I/O die really has a bunch of L4 cache, and they scale it between EPYC/Threadripper/AM4, that would mean Threadripper should have more L4 than AM4. That would allow some games on Threadripper to outperform their AM4 counterparts core for core, clock for clock...
  15. AMD “Next Horizon Event" Thread

    Bandwidth needs is just as much down to architecture as core counts. Saying dual channel not being able to feed 16 cores because the previous gen fed 8 cores isn't really an argument. Rome is 16c per dual channel lol That said, I don't expect price per core to drop significantly with Ryzen...
sale-70-410-exam    | Exam-200-125-pdf    | we-sale-70-410-exam    | hot-sale-70-410-exam    | Latest-exam-700-603-Dumps    | Dumps-98-363-exams-date    | Certs-200-125-date    | Dumps-300-075-exams-date    | hot-sale-book-C8010-726-book    | Hot-Sale-200-310-Exam    | Exam-Description-200-310-dumps?    | hot-sale-book-200-125-book    | Latest-Updated-300-209-Exam    | Dumps-210-260-exams-date    | Download-200-125-Exam-PDF    | Exam-Description-300-101-dumps    | Certs-300-101-date    | Hot-Sale-300-075-Exam    | Latest-exam-200-125-Dumps    | Exam-Description-200-125-dumps    | Latest-Updated-300-075-Exam    | hot-sale-book-210-260-book    | Dumps-200-901-exams-date    | Certs-200-901-date    | Latest-exam-1Z0-062-Dumps    | Hot-Sale-1Z0-062-Exam    | Certs-CSSLP-date    | 100%-Pass-70-383-Exams    | Latest-JN0-360-real-exam-questions    | 100%-Pass-4A0-100-Real-Exam-Questions    | Dumps-300-135-exams-date    | Passed-200-105-Tech-Exams    | Latest-Updated-200-310-Exam    | Download-300-070-Exam-PDF    | Hot-Sale-JN0-360-Exam    | 100%-Pass-JN0-360-Exams    | 100%-Pass-JN0-360-Real-Exam-Questions    | Dumps-JN0-360-exams-date    | Exam-Description-1Z0-876-dumps    | Latest-exam-1Z0-876-Dumps    | Dumps-HPE0-Y53-exams-date    | 2017-Latest-HPE0-Y53-Exam    | 100%-Pass-HPE0-Y53-Real-Exam-Questions    | Pass-4A0-100-Exam    | Latest-4A0-100-Questions    | Dumps-98-365-exams-date    | 2017-Latest-98-365-Exam    | 100%-Pass-VCS-254-Exams    | 2017-Latest-VCS-273-Exam    | Dumps-200-355-exams-date    | 2017-Latest-300-320-Exam    | Pass-300-101-Exam    | 100%-Pass-300-115-Exams    |
http://www.portvapes.co.uk/    | http://www.portvapes.co.uk/    |