Recent content by name99

N
Discussion Apple Silicon SoC thread

What evidence do we have for this (increased L1 latency)? BTW if the pipeline grows longer, that will NOT show up in "per instruction" latencies, only in branch misprediction cost (which is EXTREMELY difficult to measure correctly on an Apple-level chip, I haven't seen any good analyses). If...
- name99
- Post #6,744
- Thursday at 10:42 PM
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

I think SOMETHING like that occurred but (controversial claim), different ordering, and so there was a falling out between ARM and Apple over details. If we look at SVE, the spec seems to have, uh, a troubled history. SVE, various obvious problems so SVE2, then a constant stream of minor...
- name99
- Post #6,743
- Thursday at 10:37 PM
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

My finances do not allow me to buy every shiny new Apple device that appears :). And I'm leaving the low level testing game to younger folk. I have other projects I need to work on. My hope is that over the next few years at least a few such people will take up the challenge. All the students...
- name99
- Post #6,741
- Thursday at 10:29 PM
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

There are two ways to push frequency higher. Run the individual transistors faster, or cut the pipeline into more stages that can each run faster because they do less sequential work in each stage. My GUESS (given the power numbers) is that Apple has been concentrating on the second rather...
- name99
- Post #6,734
- Thursday at 2:49 PM
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

Supposedly TSMC has Arrow Lake GPU commitments to Intel using N3B. So in terms of that, I assume it will persist. (And Intel is probably not agile enough to easily move to N3E the way Apple can, especially since they NEED Arrow Lake to ship on schedule, otherwise their whole "4 Processes in 5...
- name99
- Post #6,733
- Thursday at 2:23 PM
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

I understand the logic that SME might be present because of the header discovery. I don't fully understand the logic that it's speeding up Object Discovery. Here's my issue: how does Object Discovery execute its neural nets? I THOUGHT that GB6 CPU, deliberately, executes all such code (and...
- name99
- Post #6,729
- Thursday at 1:55 PM
- Forum: CPUs and Overclocking
N
Question Geekbench 6 released and calibrated against Core i7-12700

Uhh, wot? So your contention is that most people were buying GB5 to engage in dick-measuring, and are upset that it's now targeted at useful information rather than dick-measuring? OK...
- name99
- Post #121
- Feb 15, 2023
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

Here's a nicer (or at least richer context) version of the same GB5 result: https://browser.geekbench.com/v5/cpu/compare/19959697?baseline=19960927
- name99
- Post #4,242
- Jan 19, 2023
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

You might want to add Jetstream2 to your list... If we believe preliminary numbers, there has been a MASSIVE improvement in JS performance...
- name99
- Post #3,757
- Sep 22, 2022
- Forum: CPUs and Overclocking
N
Discussion Intel current and future Lakes & Rapids thread

You can for Wolfram (company that makes Mathematica). Their design meetings are open and available on YouTube and have been for at least five years or more. Mathematica probably has the best bugs to complexity ratio of any software on earth (at least that I know of; maybe avionics is better –...
- name99
- Post #17,533
- Sep 22, 2022
- Forum: CPUs and Overclocking
N
Question Alder Lake - Official Thread

That's a wrong (or at least extremely limited) presumption. You can compare the two on git: https://github.com/videolan/x265/tree/master/source/common/aarch64 https://github.com/videolan/x265/tree/master/source/common/arm vs https://github.com/videolan/x265/tree/master/source/common/x86 Unless...
- name99
- Post #2,163
- Feb 8, 2022
- Forum: CPUs and Overclocking
N
Discussion Apple Silicon SoC thread

Test. Are article comments down? --- Well forum is working. I guess we wait and see if they are fixed tomorrow.
- name99
- Post #1,579
- Jan 8, 2021
- Forum: CPUs and Overclocking
N
Discussion Microarchitecture Comparison Chart

The basic numbers are nice to have, but as I keep saying even more important are the ALGORITHMS used by the CPU. What are the branch prediction algorithms, the cache replacement algorithms. Something as basic is: is a cache maintained of structures encountered during a page walk, and if so of...
- name99
- Post #3
- Dec 22, 2020
- Forum: CPUs and Overclocking
N
News Ampere Altra Launched with 80 Arm Cores for the Cloud（Performance Estimates）

(a) You assume people read these threads in a particular order and so know what others have said in reply. That's a bad assumption. There are many ways that you land up thrown into the middle of a thread. One common one is looking at one's comments that were replied to. Another is starting at...
- name99
- Post #87
- Dec 22, 2020
- Forum: CPUs and Overclocking
N
News Ampere Altra Launched with 80 Arm Cores for the Cloud（Performance Estimates）

Just as a future hint — it doesn’t come across as very impressive when your complaint that someone has hijacked a thread gets the topic of the thread wrong... The CPU is called Altra not Altera. I’ll ignore the fact that you clearly didn’t understand my comment, since one thing the internet...
- name99
- Post #81
- Dec 21, 2020
- Forum: CPUs and Overclocking

RESOURCES

Top Bottom